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Metal-oxide-semiconductor field-effect transistors with CeO2 gate dielectrics were fabricated. The
lowest interface trap density Dit of CeO2 /Si interface in comparison with other high- gated
diodes is 1.471012 cm−2 eV−1 due to the very low lattice mismatch of CeO2 /Si. The interfacial
properties were characterized by gated-diode measurements. The surface recombination velocity
s0 and the minority carrier lifetime in the field-induced depletion region 0,FIJ measured from the
gated diodes are about 1.03104 cm /s and 2.7310−8 s, respectively. The effective capture cross
section of surface state s extracted using the gated diode technique and the subthreshold swing
measurement is about 8.6810−15 cm2. © 2008 American Institute of Physics.
DOI: 10.1063/1.2838746
With aggressive scaling of the dimensions of comple-
mentary metal-oxide-semiconductor MOS transistors, the
issues of gate leakage current, static power consumption, and
gate dielectric reliability become more important. Recently,
high-dielectric-constant high- materials have been widely
researched for replacing SiO2 beyond the sub-45-nm tech-
nology node.1–3 Among various high- dielectrics, cerium
oxide CeO2 is considered as a potential candidate for high-
 dielectric application. CeO2 has many superior properties
such as good thermal stability on silicon,4 a high value of
dielectric constant 20–26, a large bandgap 6 eV, and a
very small lattice mismatch with silicon a=0.35% .5–7
However, some of the CeO2 /Si interface properties such as
the effective capture cross section and the surface recombi-
nation velocity have not been fully addressed.
In this work, the CeO2 thin films were deposited by ra-
dio frequency rf magnetron sputtering. The capacitance-
voltage C-V measurements were made on Al /CeO2 /p-Si
MOS capacitors. The current-voltage I-V characteristics
were investigated by using Al /CeO2 /p-Si MOS field-effect
transistors MOSFETs. Moreover, the subthreshold
measurement8 and gated diode technique9,10 were utilized to
analyze high- /Si interfacial characteristics.
100 p-type silicon wafers 1–5  cm were used as
the starting substrate. After standard RCA clean and HF dip,
the source and drain areas were defined by wet etching and
doped by phosphorous P diffusion. The CeO2 films were
deposited by rf magnetron sputtering in argon Ar ambient
at room temperature. The postdeposition annealing was per-
formed at 500 °C in N2 ambient for 60 s. The aluminum
Al electrodes were deposited using reactive dc magnetron
sputtering and patterned by a wet etching process using
H3PO4. Postmetallization annealing was performed at
400 °C in N2 ambient for 3 min. The thickness, refractive
index, and energy bandgap of CeO2 films were measured by
N&K analyzer. The current-voltage I-V and the
capacitance-voltage C-V characteristics were measured by
Keithley 236 electrometer and MI494 HF CV / IV meter, re-
spectively.
Figure 1 shows the C-V curve of MOS capacitor with
CeO2 dielectric annealed at 500 °C in nitrogen for 60 s. The
dielectric constant and equivalent oxide thickness of the
CeO2 thin film extracted from the accumulation region are
about 23.2 and 1.88 nm, respectively. Figure 2 shows the
IDS-VDS characteristics of n-channel MOSFETs with CeO2
gate dielectric. The inset in Fig. 2 shows the IDS-VGS curve.
The subthreshold swing and the density of interface traps per
area and energy Dit determined from the subthreshold re-
gion of the IDS-VGS curve are 67.1 mV/decade and
1.471012 cm−2 eV−1, respectively. A Ion / Ioff ratio is about
105–106 at VDS=0.1 V, revealing that the MOSFETs with
CeO2 gate dielectrics have a good current switch ability.
The inset in Fig. 3 shows the setup of the gated diode
measurement using a floating source and a grounded sub-
strate of the MOSFETs. The drain corresponding to the sub-
strate is reversely biased VR=VDB. When the gate voltage
VG is less than the flatband voltage VFB, the CeO2 /Si inter-
aElectronic mail: ymlee@ee.nthu.edu.tw.
FIG. 1. The C-V curve of MOS capacitor with Ce2O3 dielectric annealed at
500 °C in nitrogen for 60 s.
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face is in the accumulation mode and the reverse current IR
is introduced by the generation-recombination GR centers
in the depletion region of the metallurgical junction Igen,MJ.
When VFBVGVT where VT is the threshold voltage, the
field-induced junction is depleted and an increase of the re-
verse current originates from the generation of the electron-
hole pairs at the generation-recombination centers of the
field-induced junction depletion region Igen,FIJ and at those
of the surface region Igen,s. The field-induced region is in
the inversion mode and the reverse current is reduced by
filling the interface states with the minority carriers when
VTVG. Figure 3 shows the IR-VG gated diode characteris-
tics of the MOSFETs with CeO2 gate dielectrics. The mag-
nitude of the reverse current depends on the density of the
GR centers and the volume of the depletion region and,
therefore, is the sum of the generation currents in the metal-
lurgical junction depletion volume and the field-induced
junction depletion volume. Based on the Shockley–Read–
Hall theory for single-level centers,8 the equations of the
gated diode measurement are summarized as9,11–13
Igen,MJ = qUMJAMJW , 1
Igen,FIJ = qUFIJAgWd,max =
qniAgWd,max
20,FIJ
, 2
Igen,s =
qniAgs0
2
, 3
s0 = svthNit = svthkTDit , 4
W =2	Si
q
Vbi + VR 1NA + 1ND , 5
Wd,max =2	SiqNA 2
F + VR , 6
where the UMJ and UFIJ are GR rates of the carriers per unit
volume in the depletion region of the metallurgical junction
and in that of the field-induced junction; AMJ and Ag are the
areas of the metallurgical junction and of the gate, respec-
tively; W is the width of the depletion region of the metal-
lurgical junction; Wd,max is the maximum width of the sur-
face depletion region; ni=1.451010 cm−3 is the intrinsic
carrier concentration of Si; 0,FIJ is the minority carrier life-
time in the depletion region of the field-induced junction; s0
is the surface recombination velocity; s is the effective cap-
ture cross section; vth=107 cm /s is the thermal velocity; Nit
is the density of the single-level surface GR centers per unit
area; Dit is the density of uniformly distributed surface GR
centers per unit area and energy; Vbi is the built-in potential
of the p-n junction; and 
F is the quasi-Fermi potential of
the majority carriers in the substrate.
In this experiment, the interface trap density per area and
energy Dit measured from the subthreshold swing is about
1.471012 cm−2 eV−1. The minority carrier lifetime in the
field-induced junction depletion region 0,FIJ determined by
the gated diode measurement is about 2.7310−8 s. The sur-
face recombination velocity s0 extracted from the reverse
diode current Igen,s at VR=3 V in the surface region is
1.03104 cm /s. The effective capture cross section s is
TABLE I. A comparison of the experimental results of gated diodes with SiO2, ZrO2, and CeO2 this work gate dielectrics. The VR for CeO2 gated diodes
is 3 V.
Gate
dielectrics
Igen,MJ
A /cm2
Igen,s
A /cm2
Igen,FIJ
A /cm2
s0
cm/s
s
cm2
Nit
cm−2
Dit
cm−2 eV−1
0,FIJ
s
SiO2a 10−4 10−8 1.110−4 5 110−16 5109 51010 10−5
ZrO2b 1.310−6 4.110−6 5.710−6 3.5103 5.810−16 6.01011 7.41012 2.610−6
CeO2c 2.0110−5 1.210−5 3.410−6 1.03104 8.6810−15 1.191011 1.471012 2.7310−8
aReferences 8, 9, and 14.
bReference 15.
cThis work.
FIG. 2. The IDS-VDS characteristics of nMOSFETs with CeO2 gate dielectric
at various gate voltages VGS. The inset shows the IDS-VGS characteristics of
nMOSFETs with CeO2 gate dielectric at VDS=0.1 V.
FIG. 3. The reverse diode current IR of the gated diode with CeO2 gate
dielectric is plotted as a function of gate voltage VG at various reverse bias
VR. The inset shows the effect of the depletion region on the reverse current
IR at various gate voltages VG with a fixed reverse bias VR.
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determined to be about 8.6810−15 cm2. Table I summarizes
the parameters of this experiment and are compared with
those of SiO2 and ZrO2 extracted by the same method.8,9,14,15
The results show that the Dit and Nit values of MOSFETs
with CeO2 gate dielectric are smaller than those with ZrO2
gate dielectric. The effective capture cross section s at the
CeO2 /Si interface is larger than that at the ZrO2 /Si interface.
In summary, MOSFETs with CeO2 gate dielectric were
fabricated. Using the gated diode technique and the sub-
threshold measurement, the surface recombination velocity
s0, effective capture cross section s, and interface trap
density per area Nit were characterized. The experimental
results show that Dit and Nit of MOSFETs with CeO2 gate
dielectric are the lowest in comparison with other high-
gated diodes. The reason of the low Dit and Nit values with
CeO2 gate dielectric is attributed to the very low lattice mis-
match of CeO2 /Si interface. The effective capture cross sec-
tion s at the CeO2 /Si interface is about 2 orders of magni-
tude larger than that at the SiO2 /Si interface and about 1.5
orders of magnitude larger than that at the ZrO2 /Si interface.
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